This is the mail archive of the
cgen@sources.redhat.com
mailing list for the CGEN project.
[RFA] Patch to sim*scm
- To: CGEN <cgen at sources dot redhat dot com>
- Subject: [RFA] Patch to sim*scm
- From: Ben Elliston <bje at redhat dot com>
- Date: Wed, 3 Jan 2001 16:03:28 +1100 (EST)
I have modifications in my source tree to generalise @..@ patterns in
generated files to @prefix@. The exceptions to this are shown below.
Comments?
$ grep '@[^pP].*@' sim*scm
sim-arch.scm:; conditioned on ifdef WANT_CPU_@CPU@.
sim-arch.scm: (gen-copyright "Simulator header for @arch@."
sim-arch.scm: "#ifndef @ARCH@_ARCH_H\n"
sim-arch.scm: "#define @ARCH@_ARCH_H\n"
sim-arch.scm: "#endif /* @ARCH@_ARCH_H */\n"
sim-arch.scm: (gen-copyright "Simulator support for @arch@."
sim-arch.scm: (gen-copyright "Simulator CPU header for @arch@."
sim-arch.scm: "#ifndef @ARCH@_CPUALL_H\n"
sim-arch.scm: "#define @ARCH@_CPUALL_H\n"
sim-arch.scm: "#endif /* @ARCH@_CPUALL_H */\n"
sim-arch.scm: (gen-copyright "Simulator operational support for @arch@."
sim-cpu.scm:; (gen-enum-decl '@cpu@_virtual
sim-cpu.scm:; "@cpu@ virtual insns"
sim-cpu.scm:; "@ARCH@_INSN_" ; not @CPU@ to match CGEN_INSN_TYPE in opc.h
sim-cpu.scm: "} @CPU@_CPU_DATA;\n\n"
sim-cpu.scm: "@cpu@"
sim-cpu.scm: "extern CPUREG_FETCH_FN @cpu@_fetch_register;\n"
sim-cpu.scm: "extern CPUREG_STORE_FN @cpu@_store_register;\n"
sim-cpu.scm: "@cpu@"
sim-cpu.scm:@cpu@_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
sim-cpu.scm: "case @CPU@_"
sim-cpu.scm: (gen-copyright "CPU family header for @cpu@."
sim-cpu.scm:#ifndef CPU_@CPU@_H
sim-cpu.scm:#define CPU_@CPU@_H
sim-cpu.scm: "#endif /* CPU_@CPU@_H */\n"
sim-cpu.scm: (gen-copyright "Misc. support for CPU family @cpu@."
sim-cpu.scm:#define WANT_CPU @cpu@
sim-cpu.scm:#define WANT_CPU_@CPU@
sim-cpu.scm:@cpu@_parallel_write (SIM_CPU *cpu, SCACHE *sbufs, PAREXEC *pbufs, int ninsns)
sim-cpu.scm: (gen-copyright "Simulator instruction semantics for @cpu@."
sim-cpu.scm:#define WANT_CPU @cpu@
sim-cpu.scm:#define WANT_CPU_@CPU@
sim-cpu.scm: (gen-copyright "Simulator instruction semantics for @cpu@."
sim-cpu.scm: "@CPU@_INSN_PAR_"
sim-cpu.scm: "@CPU@_INSN_WRITE_"
sim-cpu.scm: (gen-copyright "Simulator main loop for @arch@."
sim-decode.scm: (string-append "@ARCH@_INSN_" (string-upcase name) ", "))
sim-decode.scm: VIRTUAL_INSN_X_INVALID, @PREFIX@_INSN_X_INVALID, @PREFIX@_SFMT_EMPTY"
sim-decode.scm: for (t = @prefix@_insn_sem, tend = t + sizeof (@prefix@_insn_sem) / sizeof (*t);
sim-decode.scm:#define WANT_CPU @cpu@
sim-decode.scm:#define WANT_CPU_@CPU@
sim-model.scm:static const MACH_IMP_PROPERTIES @cpu@_imp_properties =
sim-model.scm: (string-append "extern void @cpu@_model_mark_get_"
sim-model.scm: "extern void @cpu@_model_mark_set_"
sim-model.scm: (string-append "@cpu@_model_" (gen-sym model) "_" (gen-sym unit))
sim-model.scm: "extern void @cpu@_model_insn_before (SIM_CPU *, int /*first_p*/);\n"
sim-model.scm: "extern void @cpu@_model_insn_after (SIM_CPU *, int /*last_p*/, int /*cycles*/);\n"
sim-model.scm:@cpu@_prepare_run (SIM_CPU *cpu)
sim-model.scm: @cpu@_init_idesc_table (cpu);
sim-model.scm:@cpu@_get_idata (SIM_CPU *cpu, int inum)
sim-model.scm: CPU_GET_IDATA (cpu) = @cpu@_get_idata;
sim-model.scm: CPU_MAX_INSNS (cpu) = @CPU@_INSN_MAX;
sim-model.scm: CPU_FULL_ENGINE_FN (cpu) = @cpu@_engine_run_full;
sim-model.scm: CPU_FAST_ENGINE_FN (cpu) = @cpu@_engine_run_fast;
sim-model.scm: CPU_FAST_ENGINE_FN (cpu) = @cpu@_engine_run_full;
sim-model.scm: @cpu@_prepare_run
sim-model.scm: (gen-copyright "Simulator model support for @cpu@."
sim-model.scm:#define WANT_CPU @cpu@
sim-model.scm:#define WANT_CPU_@CPU@
sim.scm: (string-append ", " (gen-reg-setter-fn hw "@cpu@"))
sim.scm: "@cpu@_model_mark_"
sim.scm: "instructions in cpu family @cpu@"