This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
PATCH: Don't hard code expected output
- From: "H.J. Lu" <hongjiu dot lu at intel dot com>
- To: binutils at sourceware dot org
- Date: Tue, 13 Jul 2010 10:43:17 -0700
- Subject: PATCH: Don't hard code expected output
- Reply-to: "H.J. Lu" <hjl dot tools at gmail dot com>
Hi,
I checked in this patch to remove hard coded expected output.
H.J.
---
Index: ChangeLog
===================================================================
RCS file: /cvs/src/src/ld/testsuite/ChangeLog,v
retrieving revision 1.1260
diff -u -p -r1.1260 ChangeLog
--- ChangeLog 13 Jul 2010 16:59:13 -0000 1.1260
+++ ChangeLog 13 Jul 2010 17:42:19 -0000
@@ -1,5 +1,12 @@
2010-07-13 H.J. Lu <hongjiu.lu@intel.com>
+ * ld-i386/hidden2.d: Don't hard code expected output.
+ * ld-i386/protected3.d: Likewise.
+ * ld-x86-64/hidden2.d: Likewise.
+ * ld-x86-64/protected3.d: Likewise.
+
+2010-07-13 H.J. Lu <hongjiu.lu@intel.com>
+
PR ld/11791
* ld-ifunc/ifunc-10-i386.d: New.
* ld-ifunc/ifunc-10-i386.s: Likewise.
Index: ld-i386/hidden2.d
===================================================================
RCS file: /cvs/src/src/ld/testsuite/ld-i386/hidden2.d,v
retrieving revision 1.1
diff -u -p -r1.1 hidden2.d
--- ld-i386/hidden2.d 16 Mar 2008 22:26:23 -0000 1.1
+++ ld-i386/hidden2.d 13 Jul 2010 17:42:19 -0000
@@ -8,6 +8,6 @@
Disassembly of section .text:
[a-f0-9]+ <bar>:
-[ ]*[a-f0-9]+: e8 cf fe ff ff call 0 <bar-0x[a-f0-9]+>
+[ ]*[a-f0-9]+: e8 cf fe ff ff call 0 .*
[ ]*[a-f0-9]+: c3 ret
#pass
Index: ld-i386/protected3.d
===================================================================
RCS file: /cvs/src/src/ld/testsuite/ld-i386/protected3.d,v
retrieving revision 1.1
diff -u -p -r1.1 protected3.d
--- ld-i386/protected3.d 16 Mar 2008 22:26:23 -0000 1.1
+++ ld-i386/protected3.d 13 Jul 2010 17:42:19 -0000
@@ -8,6 +8,6 @@
Disassembly of section .text:
0+[a-f0-9]+ <bar>:
-[ ]*[a-f0-9]+: 8b 81 0c 00 00 00 mov 0x[a-f0-9]+\(%ecx\),%eax
+[ ]*[a-f0-9]+: 8b 81 [a-f0-9][a-f0-9] [a-f0-9][a-f0-9] 00 00 mov 0x[a-f0-9]+\(%ecx\),%eax
[ ]*[a-f0-9]+: c3 ret
#pass
Index: ld-x86-64/hidden2.d
===================================================================
RCS file: /cvs/src/src/ld/testsuite/ld-x86-64/hidden2.d,v
retrieving revision 1.1
diff -u -p -r1.1 hidden2.d
--- ld-x86-64/hidden2.d 16 Mar 2008 22:26:23 -0000 1.1
+++ ld-x86-64/hidden2.d 13 Jul 2010 17:42:19 -0000
@@ -8,6 +8,6 @@
Disassembly of section .text:
[a-f0-9]+ <bar>:
-[ ]*[a-f0-9]+: e8 33 fe ff ff callq 0 <bar-0x[a-f0-9]+>
+[ ]*[a-f0-9]+: e8 33 fe ff ff callq 0 .*
[ ]*[a-f0-9]+: c3 retq
#pass
Index: ld-x86-64/protected3.d
===================================================================
RCS file: /cvs/src/src/ld/testsuite/ld-x86-64/protected3.d,v
retrieving revision 1.1
diff -u -p -r1.1 protected3.d
--- ld-x86-64/protected3.d 16 Mar 2008 22:26:23 -0000 1.1
+++ ld-x86-64/protected3.d 13 Jul 2010 17:42:19 -0000
@@ -8,6 +8,6 @@
Disassembly of section .text:
0+[a-f0-9]+ <bar>:
-[ ]*[a-f0-9]+: 8b 05 ce 00 20 00 mov 0x[a-f0-9]+\(%rip\),%eax # [a-f0-9]+ <foo>
+[ ]*[a-f0-9]+: 8b 05 [a-f0-9][a-f0-9] 00 [a-f0-9][a-f0-9] 00 mov 0x[a-f0-9]+\(%rip\),%eax # [a-f0-9]+ <foo>
[ ]*[a-f0-9]+: c3 retq
#pass