This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

PATCH: Add USE_VEX_W_TABLE, VEX_W_TABLE and VEX_W_XXX

From: "H.J. Lu" <hongjiu dot lu at intel dot com>
To: binutils at sourceware dot org
Cc: quentin dot neill at amd dot com, sebastian dot pop at amd dot com
Date: Tue, 15 Dec 2009 11:00:47 -0800
Subject: PATCH: Add USE_VEX_W_TABLE, VEX_W_TABLE and VEX_W_XXX
Reply-to: "H.J. Lu" <hjl dot tools at gmail dot com>

AVX spec says:

---
For new AVX instructions where VEX.W has no defined function (typically
these meant the combination of the opcode byte and VEX.mmmmm did not
have any equivalent SSE functions), VEX.W is reserved as zero and setting
to other than zero will cause instruction to #UD.
---

I checked in this patch to handle the unused VEX.W bit. Sebastian,
Quentin, you may want to check if FM4 and XOP insns should be updated.

Thanks.


H.J.
---
2009-12-15  H.J. Lu  <hongjiu.lu@intel.com>

	* i386-dis.c (USE_VEX_W_TABLE): New.
	(VEX_W_TABLE): Likewise.
	(VEX_W_XXX): Likewise.
	(vex_w_table): Likewise.
	(prefix_table): Use VEX_W_XXX.
	(vex_table): Likewise.
	(vex_len_table): Likewise.
	(mod_table): Likewise.
	(get_valid_dis386): Handle USE_VEX_W_TABLE.

	* i386-opc.tbl: Add VexW0 to AVX instructions where the VEX.W bit
	isn't used.
	* i386-tbl.h: Regenerated.

Attachment: opcodes-vex-w-1.patch.bz2
Description: BZip2 compressed data

Follow-Ups:
- Re: PATCH: Add USE_VEX_W_TABLE, VEX_W_TABLE and VEX_W_XXX
  - From: Sebastian Pop

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]