This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[mep] fix VLIW test


Committed.

[cgen]
	* cpu/mep.opc (mep_cgen_insn_supported_asm): Change the test to a
	preprocessor macro, not an enum.

[opcodes]
	* mep-opc.c: Regenerate.

Index: cgen/cpu/mep.opc
===================================================================
RCS file: /cvs/src/src/cgen/cpu/mep.opc,v
retrieving revision 1.9
diff -p -U3 -r1.9 mep.opc
--- cgen/cpu/mep.opc	2 Sep 2009 02:10:36 -0000	1.9
+++ cgen/cpu/mep.opc	8 Sep 2009 23:49:51 -0000
@@ -1647,7 +1647,7 @@ mep_cgen_insn_supported (CGEN_CPU_DESC c
 int
 mep_cgen_insn_supported_asm (CGEN_CPU_DESC cd, const CGEN_INSN *insn)
 {
-#ifdef ISA_EXT_COP1_64
+#ifdef MEP_IVC2_SUPPORTED
   /* If we're assembling VLIW packets, ignore the 12-bit BSR as we
      can't relax that.  The 24-bit BSR is matched instead.  */
   if (insn->base->num == MEP_INSN_BSR12


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]