This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Reserve machine types 178-180 for Intel


On Wed, Apr 1, 2009 at 10:05 AM, Dave Prosser <dfp@sco.com> wrote:
> Lu, Hongjiu wrote:
>>>>
>>>> We would like reserve machine types 178-180 for future Intel
>>>> processors:
>>>>
>>>> #define EM_INTEL178 ? ? 178 ? ? /* Reserved by Intel */
>>>> #define EM_INTEL179 ? ? 179 ? ? /* Reserved by Intel */
>>>> #define EM_INTEL180 ? ? 180 ? ? /* Reserved by Intel */
>>>>
>>>> Dave, can you put it in gABI?
>>
>> 180-182 are fined.
>
> You've reserved 180-182 for Intel with H.J. Lu as contact.
> This will eventually appear in the public gABI pages found
> under http://www.sco.com/developers/gabi .
>
> --
> Dave Prosser ?dfp@sco.com ?(973)261-1407 ?The SCO Group, Florham Park, NJ
> ?SCO is a leading provider of UNIX-based solutions and mobile services.
>

I am checking in this patch to update EM_XXX

Thanks.


-- 
H.J.
--
Index: ChangeLog
===================================================================
--- ChangeLog	(revision 5614)
+++ ChangeLog	(working copy)
@@ -1,3 +1,12 @@
+2009-04-01  H.J. Lu  <hongjiu.lu@intel.com>
+
+	* common.h (EM_INTEL178): Removed.
+	(EM_INTEL179): Likewise.
+	(EM_ETPU): New.
+	(EM_SLE9X): Likewise.
+	(EM_INTEL181): Likewise.
+	(EM_INTEL182): Likewise.
+
 2009-03-31  H.J. Lu  <hongjiu.lu@intel.com>

 	* common.h (EM_INTEL178): New.
Index: common.h
===================================================================
--- common.h	(revision 5614)
+++ common.h	(working copy)
@@ -236,9 +236,11 @@
 #define EM_MCST_ELBRUS	175	/* MCST Elbrus general purpose hardware architec
ture */
 #define EM_ECOG16	176	/* Cyan Technology eCOG16 family */
 #define EM_CR16		177	/* National Semiconductor CompactRISC 16
-bit processor */
-#define EM_INTEL178	178	/* Reserved by Intel */
-#define EM_INTEL179	179	/* Reserved by Intel */
+#define EM_ETPU		178	/* Freescale Extended Time Processing Un
it */
+#define EM_SLE9X	179	/* Infineon Technologies SLE9X core */
 #define EM_INTEL180	180	/* Reserved by Intel */
+#define EM_INTEL181	181	/* Reserved by Intel */
+#define EM_INTEL182	182	/* Reserved by Intel */

 /* If it is necessary to assign new unofficial EM_* values, please pick large
    random numbers (0x8523, 0xa7f2, etc.) to minimize the chances of collision


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]