This is the mail archive of the binutils-cvs@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[binutils-gdb] When configuring GAS treat as sparcv9 target the same way as a sparc64 target.


https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=10ab38d930db6159b93082dfe5e41761bdc0d70b

commit 10ab38d930db6159b93082dfe5e41761bdc0d70b
Author: Norm Jacobs <norm.jacobs@oracle.com>
Date:   Wed Jan 4 11:49:00 2017 +0000

    When configuring GAS treat as sparcv9 target the same way as a sparc64 target.
    
    	PR gas/20992
    	* configure.tgt: Treat sparcv9 as sparc64.

Diff:
---
 gas/ChangeLog     | 5 +++++
 gas/configure.tgt | 2 +-
 2 files changed, 6 insertions(+), 1 deletion(-)

diff --git a/gas/ChangeLog b/gas/ChangeLog
index c6cab9a..1e4eb92 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,8 @@
+2017-01-04  Norm Jacobs  <norm.jacobs@oracle.com>
+
+	PR gas/20992
+	* configure.tgt: Treat sparcv9 as sparc64.
+
 2017-01-03  Kito Cheng  <kito.cheng@gmail.com>
 
 	* config/tc-riscv.c (riscv_set_arch): Whitelist the "q" ISA
diff --git a/gas/configure.tgt b/gas/configure.tgt
index 09ea45e..2514015 100644
--- a/gas/configure.tgt
+++ b/gas/configure.tgt
@@ -102,7 +102,7 @@ case ${cpu} in
   sh64*)		cpu_type=sh64 endian=big ;;
   sh*le)		cpu_type=sh endian=little ;;
   sh*)			cpu_type=sh endian=big ;;
-  sparc64*)		cpu_type=sparc arch=v9-64 ;;
+  sparc64* | sparcv9*)	cpu_type=sparc arch=v9-64 ;;
   sparc86x*)		cpu_type=sparc arch=sparc86x  ;;
   sparclet*)		cpu_type=sparc arch=sparclet ;;
   sparclite*)		cpu_type=sparc arch=sparclite ;;


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]