This is the mail archive of the binutils-cvs@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[binutils-gdb] New option falkor for Qualcomm server part


https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=2fe9c2a0c9fe3ca2f0fa94ea7219a8a4a299ac6a

commit 2fe9c2a0c9fe3ca2f0fa94ea7219a8a4a299ac6a
Author: Siddhesh Poyarekar <siddhesh.poyarekar@linaro.org>
Date:   Thu Oct 20 00:29:34 2016 +0530

    New option falkor for Qualcomm server part
    
    This adds an option for the Qualcomm falkor core, the corresponding
    gcc patch is here:
    
    https://gcc.gnu.org/ml/gcc-patches/2016-11/msg00262.html
    
    This was tested with aarch64 and armhf builds and make check and also
    by building and running SPEC2006.
    
            * config/tc-aarch64.c (aarch64_cpus): Add falkor.
            * config/tc-arm.c (arm_cpus): Likewise.
            * doc/c-aarch64.texi: Likewise.
            * doc/c-arm.texi: Likewise.

Diff:
---
 gas/ChangeLog           | 7 +++++++
 gas/config/tc-aarch64.c | 3 +++
 gas/config/tc-arm.c     | 3 +++
 gas/doc/c-aarch64.texi  | 1 +
 gas/doc/c-arm.texi      | 1 +
 5 files changed, 15 insertions(+)

diff --git a/gas/ChangeLog b/gas/ChangeLog
index 9fc7e1b..386b65e 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,10 @@
+2016-11-03  Siddhesh Poyarekar  <siddhesh.poyarekar@linaro.org>
+
+	* config/tc-aarch64.c (aarch64_cpus): Add falkor.
+	* config/tc-arm.c (arm_cpus): Likewise.
+	* doc/c-aarch64.texi: Likewise.
+	* doc/c-arm.texi: Likewise.
+
 2016-11-03  H.J. Lu  <hongjiu.lu@intel.com>
 
 	PR binutils/20754
diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c
index 5d53064..0d638e7 100644
--- a/gas/config/tc-aarch64.c
+++ b/gas/config/tc-aarch64.c
@@ -8337,6 +8337,9 @@ static const struct aarch64_cpu_option_table aarch64_cpus[] = {
   {"exynos-m1", AARCH64_FEATURE (AARCH64_ARCH_V8,
 				 AARCH64_FEATURE_CRC | AARCH64_FEATURE_CRYPTO),
 				"Samsung Exynos M1"},
+  {"falkor", AARCH64_FEATURE (AARCH64_ARCH_V8,
+			      AARCH64_FEATURE_CRC | AARCH64_FEATURE_CRYPTO),
+   "Qualcomm Falkor"},
   {"qdf24xx", AARCH64_FEATURE (AARCH64_ARCH_V8,
 			       AARCH64_FEATURE_CRC | AARCH64_FEATURE_CRYPTO),
    "Qualcomm QDF24XX"},
diff --git a/gas/config/tc-arm.c b/gas/config/tc-arm.c
index f28bf52..061aaa8 100644
--- a/gas/config/tc-arm.c
+++ b/gas/config/tc-arm.c
@@ -25468,6 +25468,9 @@ static const struct arm_cpu_option_table arm_cpus[] =
   ARM_CPU_OPT ("exynos-m1",	ARM_ARCH_V8A_CRC, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8,
 								  "Samsung " \
 								  "Exynos M1"),
+  ARM_CPU_OPT ("falkor",	ARM_ARCH_V8A_CRC, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8,
+								  "Qualcomm "
+								  "Falkor"),
   ARM_CPU_OPT ("qdf24xx",	ARM_ARCH_V8A_CRC, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8,
 								  "Qualcomm "
 								  "QDF24XX"),
diff --git a/gas/doc/c-aarch64.texi b/gas/doc/c-aarch64.texi
index 80b657b..0452f5f 100644
--- a/gas/doc/c-aarch64.texi
+++ b/gas/doc/c-aarch64.texi
@@ -61,6 +61,7 @@ on the target processor.  The following processor names are recognized:
 @code{cortex-a72},
 @code{cortex-a73},
 @code{exynos-m1},
+@code{falkor},
 @code{qdf24xx},
 @code{thunderx},
 @code{vulcan},
diff --git a/gas/doc/c-arm.texi b/gas/doc/c-arm.texi
index 0cf7390..8ea6045 100644
--- a/gas/doc/c-arm.texi
+++ b/gas/doc/c-arm.texi
@@ -140,6 +140,7 @@ recognized:
 @code{exynos-m1},
 @code{marvell-pj4},
 @code{marvell-whitney},
+@code{falkor},
 @code{qdf24xx},
 @code{xgene1},
 @code{xgene2},


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]