This is the mail archive of the
binutils-cvs@sourceware.org
mailing list for the binutils project.
[binutils-gdb/binutils-2_26-branch] Add support for new POWER ISA 3.0 instructions.
- From: Peter Bergner <bergner at sourceware dot org>
- To: bfd-cvs at sourceware dot org
- Date: 1 Jun 2016 14:48:45 -0000
- Subject: [binutils-gdb/binutils-2_26-branch] Add support for new POWER ISA 3.0 instructions.
https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=8bfb4f2639cc2a4b5bc6862adbdd3e948e61ace2
commit 8bfb4f2639cc2a4b5bc6862adbdd3e948e61ace2
Author: Peter Bergner <bergner@vnet.ibm.com>
Date: Wed Jun 1 09:48:03 2016 -0500
Add support for new POWER ISA 3.0 instructions.
opcodes/
Backport from master
2016-05-26 Peter Bergner <bergner@vnet.ibm.com>
* ppc-opc.c (CY): New define. Document it.
(powerpc_opcodes) <addex[.], lwzmx, vmsumudm>: New mnemonics.
gas/
Backport from master
2016-05-26 Peter Bergner <bergner@vnet.ibm.com>
* testsuite/gas/ppc/altivec3.d <vmsumudm>: Add test.
* testsuite/gas/ppc/altivec3.s: Likewise.
* testsuite/gas/ppc/power9.d <addex[.], lwzmx, vmsumudm>: Add tests.
* testsuite/gas/ppc/power9.s: Likewise.
Diff:
---
gas/ChangeLog | 10 ++++++++++
gas/testsuite/gas/ppc/altivec3.d | 1 +
gas/testsuite/gas/ppc/altivec3.s | 1 +
gas/testsuite/gas/ppc/power9.d | 9 +++++++++
gas/testsuite/gas/ppc/power9.s | 9 +++++++++
opcodes/ChangeLog | 8 ++++++++
opcodes/ppc-opc.c | 8 ++++++++
7 files changed, 46 insertions(+)
diff --git a/gas/ChangeLog b/gas/ChangeLog
index f9cc8a9..56ebc32 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,13 @@
+2016-06-01 Peter Bergner <bergner@vnet.ibm.com>
+
+ Backport from master
+ 2016-05-26 Peter Bergner <bergner@vnet.ibm.com>
+
+ * testsuite/gas/ppc/altivec3.d <vmsumudm>: Add test.
+ * testsuite/gas/ppc/altivec3.s: Likewise.
+ * testsuite/gas/ppc/power9.d <addex[.], lwzmx, vmsumudm>: Add tests.
+ * testsuite/gas/ppc/power9.s: Likewise.
+
2016-05-11 Nick Clifton <nickc@redhat.com>
PR gas/20047
diff --git a/gas/testsuite/gas/ppc/altivec3.d b/gas/testsuite/gas/ppc/altivec3.d
index 1d05a8f..7b7ae0b 100644
--- a/gas/testsuite/gas/ppc/altivec3.d
+++ b/gas/testsuite/gas/ppc/altivec3.d
@@ -76,4 +76,5 @@ Disassembly of section \.text:
.*: (12 b5 17 44|44 17 b5 12) vslv v21,v21,v2
.*: (11 e9 0f 4d|4d 0f e9 11) vextuhrx r15,r9,v1
.*: (12 b1 87 8d|8d 87 b1 12) vextuwrx r21,r17,v16
+.*: (12 95 b5 e3|e3 b5 95 12) vmsumudm v20,v21,v22,v23
#pass
diff --git a/gas/testsuite/gas/ppc/altivec3.s b/gas/testsuite/gas/ppc/altivec3.s
index 6217da5..7fa28b3 100644
--- a/gas/testsuite/gas/ppc/altivec3.s
+++ b/gas/testsuite/gas/ppc/altivec3.s
@@ -67,3 +67,4 @@ start:
vslv 21,21,2
vextuhrx 15,9,1
vextuwrx 21,17,16
+ vmsumudm 20,21,22,23
diff --git a/gas/testsuite/gas/ppc/power9.d b/gas/testsuite/gas/ppc/power9.d
index 2e5593d..bbbf555 100644
--- a/gas/testsuite/gas/ppc/power9.d
+++ b/gas/testsuite/gas/ppc/power9.d
@@ -363,6 +363,8 @@ Disassembly of section \.text:
.*: (7c 00 f6 e4|e4 f6 00 7c) rmieg r30
.*: (7d 40 7a 6a|6a 7a 40 7d) ldmx r10,0,r15
.*: (7d 43 7a 6a|6a 7a 43 7d) ldmx r10,r3,r15
+.*: (7d 60 83 6a|6a 83 60 7d) lwzmx r11,0,r16
+.*: (7d 63 83 6a|6a 83 63 7d) lwzmx r11,r3,r16
.*: (4c 00 02 e4|e4 02 00 4c) stop
.*: (7c 00 00 3c|3c 00 00 7c) wait
.*: (7c 00 00 3c|3c 00 00 7c) wait
@@ -381,4 +383,11 @@ Disassembly of section \.text:
.*: (f0 6d bc 07|07 bc 6d f0) xsmaxcdp vs35,vs45,vs55
.*: (f0 8e c4 c7|c7 c4 8e f0) xsminjdp vs36,vs46,vs56
.*: (f0 af cc 87|87 cc af f0) xsmaxjdp vs37,vs47,vs57
+.*: (12 95 b5 e3|e3 b5 95 12) vmsumudm v20,v21,v22,v23
+.*: (7d 6c 69 54|54 69 6c 7d) addex r11,r12,r13,0
+.*: (7d 6c 6b 54|54 6b 6c 7d) addex r11,r12,r13,1
+.*: (7d 6c 6d 54|54 6d 6c 7d) addex r11,r12,r13,2
+.*: (7e b6 b9 55|55 b9 b6 7e) addex\. r21,r22,r23,0
+.*: (7e b6 bb 55|55 bb b6 7e) addex\. r21,r22,r23,1
+.*: (7e b6 bd 55|55 bd b6 7e) addex\. r21,r22,r23,2
#pass
diff --git a/gas/testsuite/gas/ppc/power9.s b/gas/testsuite/gas/ppc/power9.s
index 6ee49d4..16929a7 100644
--- a/gas/testsuite/gas/ppc/power9.s
+++ b/gas/testsuite/gas/ppc/power9.s
@@ -354,6 +354,8 @@ power9:
rmieg 30
ldmx 10,0,15
ldmx 10,3,15
+ lwzmx 11,0,16
+ lwzmx 11,3,16
stop
wait
wait 0
@@ -372,3 +374,10 @@ power9:
xsmaxcdp 35,45,55
xsminjdp 36,46,56
xsmaxjdp 37,47,57
+ vmsumudm 20,21,22,23
+ addex 11,12,13,0
+ addex 11,12,13,1
+ addex 11,12,13,2
+ addex. 21,22,23,0
+ addex. 21,22,23,1
+ addex. 21,22,23,2
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index e7f539a..df87031 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,11 @@
+2016-06-01 Peter Bergner <bergner@vnet.ibm.com>
+
+ Backport from master
+ 2016-05-26 Peter Bergner <bergner@vnet.ibm.com>
+
+ * ppc-opc.c (CY): New define. Document it.
+ (powerpc_opcodes) <addex[.], lwzmx, vmsumudm>: New mnemonics.
+
2016-02-26 Alan Modra <amodra@gmail.com>
Apply from master.
diff --git a/opcodes/ppc-opc.c b/opcodes/ppc-opc.c
index 9b25b60..c743e5c 100644
--- a/opcodes/ppc-opc.c
+++ b/opcodes/ppc-opc.c
@@ -807,7 +807,9 @@ const struct powerpc_operand powerpc_operands[] =
#define X_R A_L
{ 0x1, 16, NULL, NULL, PPC_OPERAND_OPTIONAL },
+ /* The RMC or CY field in a Z23 form instruction. */
#define RMC A_L + 1
+#define CY RMC
{ 0x3, 9, NULL, NULL, 0 },
#define R RMC + 1
@@ -3137,6 +3139,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
{"vmhaddshs", VXA(4, 32), VXA_MASK, PPCVEC|PPCVLE, PPCNONE, {VD, VA, VB, VC}},
{"vmhraddshs", VXA(4, 33), VXA_MASK, PPCVEC|PPCVLE, PPCNONE, {VD, VA, VB, VC}},
{"vmladduhm", VXA(4, 34), VXA_MASK, PPCVEC|PPCVLE, PPCNONE, {VD, VA, VB, VC}},
+{"vmsumudm", VXA(4, 35), VXA_MASK, PPCVEC3, PPCNONE, {VD, VA, VB, VC}},
{"ps_div", A (4, 18,0), AFRC_MASK, PPCPS, PPCNONE, {FRT, FRA, FRB}},
{"vmsumubm", VXA(4, 36), VXA_MASK, PPCVEC|PPCVLE, PPCNONE, {VD, VA, VB, VC}},
{"ps_div.", A (4, 18,1), AFRC_MASK, PPCPS, PPCNONE, {FRT, FRA, FRB}},
@@ -4969,6 +4972,9 @@ const struct powerpc_opcode powerpc_opcodes[] = {
{"stvehx", X(31,167), X_MASK, PPCVEC, PPCNONE, {VS, RA0, RB}},
{"sthfcmx", APU(31,167,0), APU_MASK, PPC405, PPCNONE, {FCRT, RA, RB}},
+{"addex", ZRC(31,170,0), Z2_MASK, POWER9, PPCNONE, {RT, RA, RB, CY}},
+{"addex.", ZRC(31,170,1), Z2_MASK, POWER9, PPCNONE, {RT, RA, RB, CY}},
+
{"msgclrp", XRTRA(31,174,0,0), XRTRA_MASK, POWER8, PPCNONE, {RB}},
{"dcbtlse", X(31,174), X_MASK, PPCCHLK, E500MC, {CT, RA0, RB}},
@@ -5496,6 +5502,8 @@ const struct powerpc_opcode powerpc_opcodes[] = {
{"mtvsrdd", X(31,435), XX1_MASK, PPCVSX3, PPCNONE, {XT6, RA0, RB}},
+{"lwzmx", X(31,437), X_MASK, POWER9, PPCNONE, {RT, RA0, RB}},
+
{"ecowx", X(31,438), X_MASK, PPC, E500|TITAN, {RT, RA0, RB}},
{"sthux", X(31,439), X_MASK, COM|PPCVLE, PPCNONE, {RS, RAS, RB}},